Using fault injection to increase software test coverage
نویسندگان
چکیده
During testing, it is nearly impossible to run all statments or branches of a program. It is especially difficult to test the code used to respond to exceptional conditions. This untested code, often the error recovery code, will tend to be an error prone part of a system. We show that test coverage can be increased through an “assertion violation” technique for injecting software faults during execution. Using our prototype tool, Visual C-Patrol (VCP), we were able to substantially increase test branch coverage in four software systems studied.
منابع مشابه
Effectiveness of Automated Function Testing with Petri Nets: A Series of Controlled Experiments
Existing work has developed techniques for automated generation of function tests from high-level Petri nets. Yet there is no empirical evidence that demonstrates the costeffectiveness of this approach. This paper presents a series of controlled experiments to evaluate the fault detection capabilities of various strategies for test generation from high-level Petri nets. We built test models and...
متن کاملSWIFLER: Software Implemented Control Flow Error Injection
--Due to the overall increase in computer performance software-implemented fault injection (SWIFI) techniques are becoming increasingly attractive. Not only the easyness of use but also the quality of the injected faults contribute to the successful application of SWIFI based tools in the field. SWIFLER is a tool for UNIX systems for sofware-implemented injection of control flow errors. Its pur...
متن کاملLook up Table Based Low Power Analog Circuit Testing
In this paper, a method of low power analog testing is proposed. In spite of having Oscillation Based Built in Self-Test methodology (OBIST), a look up table based (LUT) low power testing approach has been proposed to find out the faulty circuit and also to sort out the particular fault location in the circuit. In this paper an operational amplifier, which is the basic building block in the ana...
متن کاملBuilt-In Self-Test Quality Assessment Using Hardware Fault Emulation In FPGAs
This paper addresses the problem of test quality assessment, namely of BIST solutions, implemented in FPGA and/or in ASIC, through Hardware Fault Emulation (HFE). A novel HFE methodology and tool is proposed, that, using partial reconfiguration, efficiently measures the quality of the BIST solution. The proposed HFE methodology uses Look-Up Tables (LUTs) fault models and is performed using loca...
متن کاملEvaluation of Test Strategies in Vhdl Descriptions: a Case Study
Current design processes are based on top down methodologies, using hardware description languages as the input of the design flow. This trend motivates changes in the test generation and fault simulation processes in order to establish an efficient method to evaluate test strategies at high abstraction levels. To make this possible it is necessary to adopt a fault model compatible with the cir...
متن کامل